完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
RK3568 CPU默认最高频率为1992MHz,如果要修改为2016MHz,可以按如下修改。
注意这里只是显示2016MHz,实际还是跑1992MHz。 kernel的版本是develop-4.19 kernel下面的补丁: diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi index 5b744b2b5755..97c88f587615 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi @@ -206,8 +206,8 @@ opp-microvolt-L2 = <1050000 1050000 1150000>; clock-latency-ns = <40000>; }; - opp-1992000000 { - opp-hz = /bits/ 64 <1992000000>; + opp-2016000000 { + opp-hz = /bits/ 64 <2016000000>; opp-microvolt = <1150000 1150000 1150000>; opp-microvolt-L0 = <1150000 1150000 1150000>; opp-microvolt-L1 = <1100000 1100000 1150000>; diff --git a/drivers/clk/clk-scmi.c b/drivers/clk/clk-scmi.c index 7da2c01c4444..a129cf95e4c1 100644 --- a/drivers/clk/clk-scmi.c +++ b/drivers/clk/clk-scmi.c @@ -69,6 +69,9 @@ static int scmi_clk_set_rate(struct clk_hw *hw, unsigned long rate, { struct scmi_clk *clk = to_scmi_clk(hw); + if ((clk->id == 0) && (rate == 2016000000)) + rate = 1992000000; + return clk->handle->clk_ops->rate_set(clk->handle, clk->id, rate); } @@ -129,6 +132,8 @@ static int scmi_clk_ops_init(struct device *dev, struct scmi_clk *sclk) min_rate = sclk->info->range.min_rate; max_rate = sclk->info->range.max_rate; } + if (sclk->id == 0) + max_rate = 2016000000; clk_hw_set_rate_range(&sclk->hw, min_rate, max_rate); return ret; -- 原作者:loitawu |
|
相关推荐
|
|
你正在撰写答案
如果你是对答案或其他答案精选点评或询问,请使用“评论”功能。
Onenet云网关方案应用--基于米尔瑞芯微RK3576开发板
1123 浏览 0 评论
【幸狐Omni3576边缘计算套件试用体验】Redis最新8.0.2版本源码安装及性能测试
1098 浏览 0 评论
2008 浏览 0 评论
RK3576 vs RK3588:为何越来越多的开发者转向RK3576?
3839 浏览 0 评论
【幸狐Omni3576边缘计算套件试用体验】幸狐Omni3576开发板移植YOLOV10和推理测试
861 浏览 0 评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-6-17 04:18 , Processed in 0.373241 second(s), Total 37, Slave 31 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191